datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Automated Synthesis of High-Level VHDL-AMS Analog Descriptions

Authored on: Sep 28, 2007 by Gines Domenech-Asensi et al.

Technical Paper / Conference Paper

0 0
More InfoLess Info

This paper describes a technique of translating high-level behavioral models of analog dynamic systems defined in VHDL-AMS into circuit-level structures that can be represented as SPICE netlists. It discusses the methodology of functional translation of VHDL-AMS simultaneous statements into hardware and provides practical examples.



Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page