datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

Fundamentals of Increasing SoC Performance and Efficiency

Posted on: Mar 2, 2012 | Duration: 45 min.
Course | 968 views
0 1
More Info +- Less Info

Today's highest performance System on Chip (SoC) contains a growing number of processor cores that need to support simultaneous applications and a wide range of traffic profiles. Many tasks are real-time in nature, meaning that data delivery has to be guaranteed in order to prevent degradation in function or utility. This design challenge has led to significant advancements in on-chip network methodologies over the last decade. In this fundamentals course, we review the major changes in system-level and SoC design leading up to this point, the ways in which these design challenges can be analyzed, how to build the most optimized and scalable SoCs, as well as the critical success factors for increasing bandwidth and achieving peak performance, power-aware and cost-efficient designs.

Several essential solutions are discussed, such as various memory architectures and the most innovative Network on Chip (NoC) topologies. Specifically, we examine how non-blocking networks using virtual channels can ease many of the system problems and provide optimal performance with minimum area for the processor to memory connection.

1 comment
write a comment

No Avatar

nguyen.manhchau Posted Mar 21, 2012

Hello Brian, More informations and examples on how routers work in the NOC are welcome. How VCs are configured : based on SW compiling inputs ? inside the software itself at the beginning of a thread execution? etc.. Thanks Manh Chau

reply

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page