datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Unleashing full multicore entitlement: KeyStone multicore architecture for C66x DSPs

Posted on: Nov 12, 2010 | Duration: 4 min.
Course | 44 views
0 0
More Info +- Less Info

TI’s new KeyStone multicore architecture is truly a game changer, providing the highest MIPS with the lowest power for multicore DSPs in the industry. KeyStone is based on TI’s new TMS320C66x multicore DSPs that integrate fixed and floating point capabilities in the industry’s highest performing CPU. The new architecture provides the flexibility to include targeted coprocessing, fixed- and floating-point operations, optimized inter-element communications, and a variety of processor types. KeyStone incorporates DSP cores capable of both 32 GMACs per core for fixed-point operations and 16 GFLOPS for floating-point operations. This represents a performance boost that far exceeds the expectation of Moore’s Law in a single generation and also brings to market the first floating-point processor capable of operating at the highest DSP performance levels. 

View

Please disable any pop-up blockers for proper viewing of this course.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page