Design Con 2015
Welcome Guest Log In | Register

ESC SV-529- Microcontroller Power Management Optimization

Posted on: Sep 8, 2008 | Duration: 81 minutes
Course | 45 views
0 0
More Info +- Less Info

Low power architecture means high power efficiency for static consumption in standby mode as well as dynamic consumption in running mode. This class propses a new architecture based on a single SoC that includes a power switching mechanism, a dynamic management of analog cells (sampling mode), and a lower voltage operation. In addition, this new architecture integrates an optimized digital scheme for data transfer, saving clock cycles and reducing the operating frequency, and a high level of system integration, avoiding leakages with external components.

View

Please disable any pop-up blockers for proper viewing of this course.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page